[go: nahoru, domu]

Searched refs:save (Results 26 - 50 of 91) sorted by relevance

1234

/drivers/gpu/drm/nouveau/
H A Dnouveau_chan.c288 bool save; local
390 save = cli->base.super;
393 cli->base.super = save;
H A Dnouveau_connector.c884 .save = NULL,
896 .save = NULL,
930 .save = NULL,
/drivers/gpu/drm/radeon/
H A Drs400.c386 struct r100_mc_save save; local
389 r100_mc_stop(rdev, &save);
398 r100_mc_resume(rdev, &save);
H A Drs600.c448 struct rv515_mc_save save; local
457 rv515_mc_stop(rdev, &save);
504 rv515_mc_resume(rdev, &save);
944 struct rv515_mc_save save; local
947 rv515_mc_stop(rdev, &save);
964 rv515_mc_resume(rdev, &save);
H A Dr300.c384 struct r100_mc_save save; local
392 r100_mc_stop(rdev, &save);
402 /* save PCI state */
435 r100_mc_resume(rdev, &save);
1298 struct r100_mc_save save; local
1307 r100_mc_stop(rdev, &save);
1327 r100_mc_resume(rdev, &save);
H A Dradeon_asic.h114 void r100_mc_stop(struct radeon_device *rdev, struct r100_mc_save *save);
115 void r100_mc_resume(struct radeon_device *rdev, struct r100_mc_save *save);
290 void rv515_mc_stop(struct radeon_device *rdev, struct rv515_mc_save *save);
291 void rv515_mc_resume(struct radeon_device *rdev, struct rv515_mc_save *save);
/drivers/video/fbdev/vermilion/
H A Dvermilion.h240 int (*save) (struct vml_sys * sys); member in struct:vml_sys
/drivers/dma/
H A Dsirf-dma.c841 struct sirfsoc_dma_regs *save = &sdma->regs_save; local
859 * so we need to save registers for active channels
868 save->ctrl[ch] = readl_relaxed(sdma->base +
871 save->interrupt_en = readl_relaxed(sdma->base + SIRFSOC_DMA_INT_EN);
882 struct sirfsoc_dma_regs *save = &sdma->regs_save; local
893 writel_relaxed(save->interrupt_en, sdma->base + SIRFSOC_DMA_INT_EN);
907 writel_relaxed(save->ctrl[ch],
/drivers/hwmon/
H A Dlm78.c352 * Note: we save and restore the fan minimum here, because its value is
848 int val, save, found = 0; local
879 save = inb_p(address + LM78_ADDR_REG_OFFSET);
880 if (save & 0x80)
882 val = ~save & 0x7f;
885 outb_p(save, address + LM78_ADDR_REG_OFFSET);
H A Dw83781d.c643 * Note: we save and restore the fan minimum here, because its value is
1375 /* save these registers */
1853 int val, save, found = 0; local
1886 save = inb_p(address + W83781D_ADDR_REG_OFFSET);
1887 if (save & 0x80) {
1891 val = ~save & 0x7f;
1894 outb_p(save, address + W83781D_ADDR_REG_OFFSET);
1907 save = inb_p(address + W83781D_DATA_REG_OFFSET);
1910 if ((!(save & 0x80) && (val != 0xa3))
1911 || ((save
[all...]
/drivers/net/wireless/b43/
H A Dphy_lcn.c64 u16 save[2]; local
79 save[0] = b43_radio_read(dev, 0x044);
80 save[1] = b43_radio_read(dev, 0x12b);
98 b43_radio_write(dev, 0x044, save[0]);
99 b43_radio_write(dev, 0x12b, save[1]);
H A Dphy_n.c3629 /* We disable enabled TX pwr ctl, save it's state */
4788 u16 *save = nphy->tx_rx_cal_radio_saveregs; local
4796 save[off + 0] = b43_radio_read(dev, r + R2057_TX0_TX_SSI_MASTER);
4797 save[off + 1] = b43_radio_read(dev, r + R2057_TX0_IQCAL_VCM_HG);
4798 save[off + 2] = b43_radio_read(dev, r + R2057_TX0_IQCAL_IDAC);
4799 save[off + 3] = b43_radio_read(dev, r + R2057_TX0_TSSI_VCM);
4800 save[off + 4] = 0;
4801 save[off + 5] = b43_radio_read(dev, r + R2057_TX0_TX_SSI_MUX);
4803 save[off + 6] = b43_radio_read(dev, r + R2057_TX0_TSSIA);
4804 save[of
4842 u16 *save = nphy->tx_rx_cal_radio_saveregs; local
5399 u16 save[2]; local
[all...]
/drivers/gpu/drm/nouveau/core/engine/fifo/
H A Dnv84.c90 u32 addr, save, engn; local
106 save = nv_mask(priv, 0x002520, 0x0000003f, 1 << engn);
109 nv_wr32(priv, 0x002520, save);
/drivers/gpu/drm/vmwgfx/
H A Dvmwgfx_ldu.c297 .save = vmw_du_crtc_save,
331 .save = vmw_du_connector_save,
H A Dvmwgfx_scrn.c393 .save = vmw_du_crtc_save,
427 .save = vmw_du_connector_save,
/drivers/net/ethernet/realtek/
H A DKconfig90 instead of an internal one. Disabling this option will save some
/drivers/gpu/drm/nouveau/dispnv04/
H A Dtvnv04.c191 .save = drm_i2c_encoder_save,
H A Dhw.c281 * vga font save/restore
286 bool save, unsigned plane)
293 if (save) {
304 nouveau_hw_save_vga_fonts(struct drm_device *dev, bool save) argument
319 if (graphicsmode) /* graphics mode => framebuffer => no need to save */
322 NV_INFO(drm, "%sing VGA fonts\n", save ? "Sav" : "Restor");
328 "cannot save/restore VGA fonts.\n");
336 /* save control regs */
351 nouveau_vga_font_io(dev, iovram, save, plane);
369 * mode state save/loa
284 nouveau_vga_font_io(struct drm_device *dev, void __iomem *iovram, bool save, unsigned plane) argument
[all...]
H A Ddac.c502 .save = nv04_dac_save,
513 .save = nv04_dac_save,
/drivers/char/agp/
H A Duninorth-agp.c44 char *save = aperture; local
47 aperture = save;
/drivers/crypto/ccp/
H A Dccp-ops.c1808 u8 *save; local
1840 save = src.address;
1862 src.address = save;
1911 u8 *save; local
1959 save = src.address;
2011 src.address = save;
2045 save = dst.address;
2056 dst.address = save;
/drivers/gpu/drm/nouveau/core/subdev/clock/
H A Dbase.c405 char save = mode[arglen]; local
414 ((char *)mode)[arglen] = save;
/drivers/gpu/drm/gma500/
H A Dcdv_intel_hdmi.c273 .save = cdv_hdmi_save,
/drivers/gpu/drm/i2c/
H A Dsil164_drv.c348 .save = sil164_encoder_save,
/drivers/gpu/drm/tilcdc/
H A Dtilcdc_slave.c110 .save = drm_i2c_encoder_save,

Completed in 437 milliseconds

1234