[go: nahoru, domu]

Searched defs:BLC_PWM_CTL (Results 1 - 2 of 2) sorted by relevance

/drivers/gpu/drm/gma500/
H A Dpsb_intel_reg.h92 #define BLC_PWM_CTL 0x61254 macro
853 /* #define BLC_PWM_CTL 0x61254 */
/drivers/gpu/drm/i915/
H A Di915_reg.h2984 #define BLC_PWM_CTL (dev_priv->info.display_mmio_offset + 0x61254) macro
3009 * register layout machtes with gen4 BLC_PWM_CTL[12]. */

Completed in 178 milliseconds