| /drivers/net/wireless/rtlwifi/btcoexist/ |
| H A D | halbt_precomp.h | 79 #define BIT31 0x80000000 macro
|
| /drivers/staging/rtl8192e/rtl8192e/ |
| H A D | rtl_cam.c | 35 ulcommand |= BIT31|BIT30;
42 write_nic_dword(dev, RWCAM, BIT31|BIT16|(addr&0xff));
142 TargetCommand |= BIT31|BIT16;
180 target_command = target_command | BIT31;
184 if (ulStatus & BIT31)
|
| H A D | r8192E_hw.h | 146 #define RCR_ONLYERLPKT BIT31
191 #define CAM_CM_SecCAMPolling BIT31
210 #define CAM_POLLINIG BIT31
|
| H A D | rtl_dm.c | 289 (pra->upper_rssi_threshold_ratr & (~BIT31)) | ((bshort_gi_enabled) ? BIT31 : 0);
292 (pra->middle_rssi_threshold_ratr & (~BIT31)) | ((bshort_gi_enabled) ? BIT31 : 0);
296 (pra->low_rssi_threshold_ratr_40M & (~BIT31)) | ((bshort_gi_enabled) ? BIT31 : 0);
299 (pra->low_rssi_threshold_ratr_20M & (~BIT31)) | ((bshort_gi_enabled) ? BIT31 : 0);
302 (pra->ping_rssi_ratr & (~BIT31)) | ((bshort_gi_enabled) ? BIT31
[all...] |
| H A D | rtl_wx.c | 319 rt_global_debug_component &= BIT31;
|
| /drivers/staging/rtl8188eu/include/ |
| H A D | odm_debug.h | 83 #define ODM_COMP_INIT BIT31
|
| H A D | osdep_service.h | 138 #define BIT31 0x80000000 macro
|
| H A D | hal_intf.h | 240 #define RF_CHANGE_BY_SW BIT31
|
| H A D | rtl8188e_spec.h | 57 #define BIT31 0x80000000 macro
603 #define CAM_POLLINIG BIT31
708 #define RCR_APPFCS BIT31 /* WMAC append FCS after payload */
|
| /drivers/staging/rtl8188eu/hal/ |
| H A D | odm_RTL8188E.c | 32 phy_set_bb_reg(adapter, ODM_REG_LNA_SWITCH_11N, BIT31, 1);
44 phy_set_bb_reg(adapter, ODM_REG_LNA_SWITCH_11N, BIT31, 1);
76 phy_set_bb_reg(adapter, ODM_REG_LNA_SWITCH_11N, BIT31, 1);
132 phy_set_bb_reg(adapter, 0xb2c, BIT31, 1);
154 phy_set_bb_reg(adapter, 0x878, BIT31|BIT30|BIT29, 7);
|
| H A D | odm.c | 744 phy_set_bb_reg(adapter, ODM_REG_OFDM_FA_HOLDC_11N, BIT31, 1); /* hold page C counter */
745 phy_set_bb_reg(adapter, ODM_REG_OFDM_FA_RSTD_11N, BIT31, 1); /* hold page D counter */
|
| H A D | phy.c | 879 if (!(regeac & BIT31) &&
|
| /drivers/staging/emxx_udc/ |
| H A D | emxx_udc.h | 118 #define BIT31 0x80000000 macro
296 #define EPn_EN BIT31
396 #define ARBITER_CTR BIT31 /* RW */
|
| /drivers/staging/rtl8192e/ |
| H A D | rtl819x_Qos.h | 55 #define BIT31 0x80000000 macro
|
| H A D | rtllib.h | 150 #define RT_RF_LPS_LEVEL_ASPM BIT31
1884 #define RF_CHANGE_BY_SW BIT31
|
| /drivers/staging/rtl8192u/ieee80211/ |
| H A D | rtl819x_Qos.h | 35 #define BIT31 0x80000000 macro
|
| H A D | ieee80211.h | 1751 #define RF_CHANGE_BY_SW BIT31
|
| /drivers/staging/rtl8192u/ |
| H A D | r8192U_hw.h | 143 #define RCR_ONLYERLPKT BIT31 // Early Receiving based on Packet Size.
|
| H A D | r8192U_dm.c | 348 (pra->upper_rssi_threshold_ratr & (~BIT31)) | ((bshort_gi_enabled)? BIT31:0) ;
351 (pra->middle_rssi_threshold_ratr & (~BIT31)) | ((bshort_gi_enabled)? BIT31:0) ;
356 (pra->low_rssi_threshold_ratr_40M & (~BIT31)) | ((bshort_gi_enabled)? BIT31:0) ;
361 (pra->low_rssi_threshold_ratr_20M & (~BIT31)) | ((bshort_gi_enabled)? BIT31:0) ;
365 (pra->ping_rssi_ratr & (~BIT31)) | ((bshort_gi_enabled)? BIT31
[all...] |
| H A D | r8192U.h | 79 #define BIT31 0x80000000 macro
129 #define COMP_ERR BIT31 /* Error out, always on */
|
| H A D | r8192U_core.c | 215 ulcommand |= BIT31|BIT30;
224 write_nic_dword(dev, RWCAM, BIT31|BIT16|(addr&0xff));
4886 TargetCommand |= BIT31|BIT16;
|
| /drivers/staging/vt6655/ |
| H A D | 80211hdr.h | 68 #define BIT31 0x80000000 macro
|
| /drivers/scsi/ |
| H A D | dc395x.h | 44 #define BIT31 0x80000000 macro
|
| H A D | tmscsim.h | 161 #define BIT31 0x80000000 macro
|
| /drivers/net/wireless/rtlwifi/rtl8821ae/ |
| H A D | hw.c | 3566 ret_bitmap = ratr_bitmap & (~(BIT31|BIT21));
|