/drivers/gpu/drm/nouveau/core/engine/disp/ |
H A D | outpdp.c | 37 struct nvkm_output_dp *outp = (void *)base; local 44 ret = nv_rdaux(outp->base.edid, DPCD_LC00_LINK_BW_SET, link, 2); 59 ret = nv_rdaux(outp->base.edid, DPCD_LS02, stat, 3); 81 if (retrain || !atomic_read(&outp->lt.done)) { 83 if (outp->dpcd[DPCD_RC00_DPCD_REV] == 0x00) { 84 outp->dpcd[DPCD_RC01_MAX_LINK_RATE] = 85 outp->base.info.dpconf.link_bw; 86 outp->dpcd[DPCD_RC02] = 87 outp->base.info.dpconf.link_nr; 89 atomic_set(&outp 106 nvkm_output_dp_enable(struct nvkm_output_dp *outp, bool present) argument 127 nvkm_output_dp_detect(struct nvkm_output_dp *outp) argument 143 struct nvkm_output_dp *outp; local 172 struct nvkm_output_dp *outp = container_of(notify, typeof(*outp), irq); local 190 struct nvkm_output_dp *outp = (void *)object; local 199 struct nvkm_output_dp *outp = (void *)object; local 207 struct nvkm_output_dp *outp = (void *)object; local 221 struct nvkm_output_dp *outp; local 293 struct nvkm_output_dp *outp; local [all...] |
H A D | outp.c | 29 #include "outp.h" 34 struct nvkm_output *outp = (void *)object; local 35 nv_ofuncs(outp->conn)->fini(nv_object(outp->conn), suspend); 36 return nouveau_object_fini(&outp->base, suspend); 42 struct nvkm_output *outp = (void *)object; local 43 int ret = nouveau_object_init(&outp->base); 45 nv_ofuncs(outp->conn)->init(nv_object(outp->conn)); 52 struct nvkm_output *outp local 69 struct nvkm_output *outp; local 116 struct nvkm_output *outp; local [all...] |
H A D | dport.c | 42 struct nvkm_output_dp *outp; member in struct:dp_state 55 struct nvkm_output_dp_impl *impl = (void *)nv_oclass(dp->outp); 56 struct nvkm_output_dp *outp = dp->outp; local 57 struct nouveau_disp *disp = nouveau_disp(outp); 63 .outp = &outp->base.info, 74 if ((lnkcmp = dp->outp->info.lnkcmp)) { 75 if (outp->version < 0x30) { 88 ret = impl->lnk_ctl(outp, d 112 struct nvkm_output_dp *outp = dp->outp; local 128 struct nvkm_output_dp *outp = dp->outp; local 173 struct nvkm_output_dp *outp = dp->outp; local 234 struct nvkm_output_dp *outp = dp->outp; local 266 struct nvkm_output_dp *outp = dp->outp; local 292 struct nvkm_output_dp *outp = dp->outp; local 328 struct nvkm_output_dp *outp = container_of(w, typeof(*outp), lt.work); local [all...] |
H A D | sornv94.c | 37 nv94_sor_soff(struct nvkm_output_dp *outp) argument 39 return (ffs(outp->base.info.or) - 1) * 0x800; 43 nv94_sor_loff(struct nvkm_output_dp *outp) argument 45 return nv94_sor_soff(outp) + !(outp->base.info.sorconf.link & 1) * 0x80; 59 nv94_sor_dp_pattern(struct nvkm_output_dp *outp, int pattern) argument 61 struct nv50_disp_priv *priv = (void *)nouveau_disp(outp); 62 const u32 loff = nv94_sor_loff(outp); 68 nv94_sor_dp_lnk_pwr(struct nvkm_output_dp *outp, int nr) argument 70 struct nv50_disp_priv *priv = (void *)nouveau_disp(outp); 85 nv94_sor_dp_lnk_ctl(struct nvkm_output_dp *outp, int nr, int bw, bool ef) argument 105 nv94_sor_dp_drv_ctl(struct nvkm_output_dp *outp, int ln, int vs, int pe, int pc) argument [all...] |
H A D | base.c | 31 #include "outp.h" 73 struct nvkm_output *outp; local 78 list_for_each_entry(outp, &disp->outp, head) { 79 if (ret = -ENXIO, outp->conn->index == req->v0.conn) { 80 if (ret = -ENODEV, outp->conn->hpd.event) { 120 struct nvkm_output *outp; local 123 list_for_each_entry(outp, &disp->outp, head) { 124 ret = nv_ofuncs(outp) 143 struct nvkm_output *outp; local 170 struct nvkm_output *outp, *outt; local [all...] |
H A D | piornv50.c | 47 struct nvkm_output *outp; local 50 ret = nvkm_output_create(parent, engine, oclass, info, index, &outp); 51 *pobject = nv_object(outp); 55 outp->edid = i2c->find_type(i2c, NV_I2C_TYPE_EXTDDC(outp->info.extdev)); 75 nv50_pior_dp_pattern(struct nvkm_output_dp *outp, int pattern) argument 77 struct nouveau_i2c_port *port = outp->base.edid; 84 nv50_pior_dp_lnk_pwr(struct nvkm_output_dp *outp, int nr) argument 90 nv50_pior_dp_lnk_ctl(struct nvkm_output_dp *outp, int nr, int bw, bool ef) argument 92 struct nouveau_i2c_port *port = outp 99 nv50_pior_dp_drv_ctl(struct nvkm_output_dp *outp, int ln, int vs, int pe, int pc) argument 114 struct nvkm_output_dp *outp; local [all...] |
H A D | sornvd0.c | 36 nvd0_sor_soff(struct nvkm_output_dp *outp) argument 38 return (ffs(outp->base.info.or) - 1) * 0x800; 42 nvd0_sor_loff(struct nvkm_output_dp *outp) argument 44 return nvd0_sor_soff(outp) + !(outp->base.info.sorconf.link & 1) * 0x80; 55 nvd0_sor_dp_pattern(struct nvkm_output_dp *outp, int pattern) argument 57 struct nv50_disp_priv *priv = (void *)nouveau_disp(outp); 58 const u32 loff = nvd0_sor_loff(outp); 64 nvd0_sor_dp_lnk_ctl(struct nvkm_output_dp *outp, int nr, int bw, bool ef) argument 66 struct nv50_disp_priv *priv = (void *)nouveau_disp(outp); 83 nvd0_sor_dp_drv_ctl(struct nvkm_output_dp *outp, int ln, int vs, int pe, int pc) argument [all...] |
H A D | hdanva3.c | 39 const u32 soff = outp->or * 0x800; 51 if (outp->info.type == DCB_OUTPUT_DP) { 61 if (outp->info.type == DCB_OUTPUT_DP) {
|
H A D | hdanvd0.c | 39 const u32 soff = outp->or * 0x030; 52 if (outp->info.type == DCB_OUTPUT_DP) { 63 if (outp->info.type == DCB_OUTPUT_DP) {
|
H A D | conn.c | 31 #include "outp.h" 92 struct nvkm_output *outp; local 96 list_for_each_entry(outp, &disp->outp, head) { 97 if (outp->conn && outp->conn->index == index) { 98 atomic_inc(&nv_object(outp->conn)->refcount); 99 *pobject = outp->conn;
|
H A D | outp.h | 52 struct nvkm_output *_outp = (void *)outp; \ 53 nv_##l(nv_object(outp)->engine, "%02x:%04x:%04x: "f, _outp->index, \
|
H A D | nvd0.c | 796 struct nvkm_output *outp; local 821 list_for_each_entry(outp, &priv->base.outp, head) { 822 if ((outp->info.hasht & 0xff) == type && 823 (outp->info.hashm & mask) == mask) { 824 *data = nvbios_outp_match(bios, outp->info.hasht, 825 outp->info.hashm, 829 return outp; 840 struct nvkm_output *outp; local 855 outp 876 struct nvkm_output *outp; local 943 struct nvkm_output *outp = exec_script(priv, head, 2); local 973 nvd0_disp_intr_unk2_2_tu(struct nv50_disp_priv *priv, int head, struct dcb_output *outp) argument 1036 struct nvkm_output *outp; local [all...] |
H A D | nv50.c | 986 struct nvkm_output *outp = NULL; local 1017 list_for_each_entry(temp, &priv->base.outp, head) { 1020 outp = temp; 1024 if (outp == NULL) 1035 switch (mthd * !!outp) { 1037 return priv->dac.power(object, priv, data, size, head, outp); 1039 return priv->dac.sense(object, priv, data, size, head, outp); 1041 return priv->sor.power(object, priv, data, size, head, outp); 1045 return priv->sor.hda_eld(object, priv, data, size, head, outp); 1049 return priv->sor.hdmi(object, priv, data, size, head, outp); 1387 struct nvkm_output *outp; local 1442 struct nvkm_output *outp; local 1499 struct nvkm_output *outp; local 1592 struct nvkm_output *outp = exec_script(priv, head, 2); local 1633 nv50_disp_intr_unk20_2_dp(struct nv50_disp_priv *priv, int head, struct dcb_output *outp, u32 pclk) argument 1754 struct nvkm_output *outp; local 1842 nv50_disp_intr_unk40_0_tmds(struct nv50_disp_priv *priv, struct dcb_output *outp) argument 1859 struct nvkm_output *outp; local [all...] |
H A D | dacnv50.c | 38 const u32 doff = outp->or * 0x800; 70 const u32 doff = outp->or * 0x800; 95 nv_debug(priv, "DAC%d sense: 0x%08x\n", outp->or, loadval);
|
/drivers/gpu/drm/nouveau/core/subdev/bios/ |
H A D | dcb.c | 111 dcb_outp_hasht(struct dcb_output *outp) argument 113 return (outp->extdev << 8) | (outp->location << 4) | outp->type; 117 dcb_outp_hashm(struct dcb_output *outp) argument 119 return (outp->heads << 8) | (outp->link << 6) | outp->or; 124 struct dcb_output *outp) 127 memset(outp, 123 dcb_outp_parse(struct nouveau_bios *bios, u8 idx, u8 *ver, u8 *len, struct dcb_output *outp) argument 194 dcb_outp_match(struct nouveau_bios *bios, u16 type, u16 mask, u8 *ver, u8 *len, struct dcb_output *outp) argument 213 u16 outp; local [all...] |
H A D | dp.c | 64 u16 outp = nv_ro16(bios, data + *hdr + idx * *len); local 65 switch (*ver * !!outp) { 70 *cnt = nv_ro08(bios, outp + 0x04); 80 return outp; 143 nvbios_dpcfg_entry(struct nouveau_bios *bios, u16 outp, u8 idx, argument 147 outp = nvbios_dp_table(bios, ver, hdr, cnt, len); 149 *len = nv_ro08(bios, outp + 0x06); 150 *cnt = nv_ro08(bios, outp + 0x07); 154 return outp + *hdr + (idx * *len); 160 nvbios_dpcfg_parse(struct nouveau_bios *bios, u16 outp, u argument 189 nvbios_dpcfg_match(struct nouveau_bios *bios, u16 outp, u8 pc, u8 vs, u8 pe, u8 *ver, u8 *hdr, u8 *cnt, u8 *len, struct nvbios_dpcfg *info) argument [all...] |
/drivers/gpu/drm/nouveau/core/subdev/mxm/ |
H A D | nv50.c | 38 u32 *outp; member in struct:context 65 if ((ctx->outp[0] & 0x0000000f) != ctx->desc.outp_type) 75 if ((ctx->outp[0] & 0x0f000000) != (link & 0x0f) << 24) 80 if ((link & ((ctx->outp[1] & 0x00000030) >> 4)) != link) 104 struct context ctx = { .outp = (u32 *)(bios->data + pdcb) }; 113 idx, ctx.outp[0], ctx.outp[1]); 114 ctx.outp[0] |= 0x0000000f; 123 if ((ctx.outp[0] & 0x0000000f) != DCB_OUTPUT_DP) 129 ctx.outp[ [all...] |
/drivers/gpu/drm/nouveau/core/include/subdev/bios/ |
H A D | init.h | 8 struct dcb_output *outp; member in struct:nvbios_init
|
H A D | disp.h | 38 u16 nvbios_ocfg_entry(struct nouveau_bios *, u16 outp, u8 idx, 40 u16 nvbios_ocfg_parse(struct nouveau_bios *, u16 outp, u8 idx, 43 u16 nvbios_ocfg_match(struct nouveau_bios *, u16 outp, u16 type,
|
H A D | dp.h | 27 nvbios_dpcfg_parse(struct nouveau_bios *, u16 outp, u8 idx, 31 nvbios_dpcfg_match(struct nouveau_bios *, u16 outp, u8 pc, u8 vs, u8 pe,
|
/drivers/media/pci/bt8xx/ |
H A D | dst_priv.h | 23 struct dst_gpio_output outp; member in union:dst_gpio_packet
|
/drivers/net/fddi/skfp/h/ |
H A D | types.h | 35 #define outp(p,c) iowrite8(c,p) macro
|
/drivers/net/fddi/skfp/ |
H A D | drvfbi.c | 103 outp(ADDR(B0_CTRL), CTRL_HPI_SET) ; 108 outp(ADDR(B0_CTRL),CTRL_RST_SET) ; /* reset for all chips */ 111 outp(ADDR(B0_CTRL), CTRL_RST_CLR) ; 116 outp(ADDR(B0_TST_CTRL), TST_CFG_WRITE_ON) ; /* enable for writes */ 119 outp(ADDR(B0_TST_CTRL), TST_CFG_WRITE_OFF) ; /* disable writes */ 126 outp(ADDR(B0_CTRL), CTRL_MRST_CLR|CTRL_HPI_CLR) ; 150 outp(ADDR(B0_CTRL),CTRL_RST_CLR) ; /* clear the reset chips */ 151 outp(ADDR(B0_LED),LED_GA_OFF|LED_MY_ON|LED_GB_OFF) ; /* ye LED on */ 173 outp(ADDR(B0_CTRL), CTRL_HPI_SET) ; 178 outp(ADD [all...] |
/drivers/gpu/drm/nouveau/core/subdev/devinit/ |
H A D | nv50.c | 96 struct dcb_output outp; local 116 while (priv->base.post && dcb_outp_parse(bios, i, &ver, &hdr, &outp)) { 117 if (nvbios_outp_match(bios, outp.hasht, outp.hashm, 123 .outp = &outp,
|
/drivers/gpu/drm/nouveau/core/include/engine/ |
H A D | disp.h | 12 struct list_head outp; member in struct:nouveau_disp
|