Searched refs:pll_reset (Results 1 - 9 of 9) sorted by relevance
| /drivers/media/dvb-frontends/ |
| H A D | dibx000_common.h | 123 u8 pll_reset; member in struct:dibx000_bandwidth_config
|
| H A D | dib7000m.c | 397 reg_910 = (((bw->pll_ratio >> 6) & 0x3) << 3) | (bw->pll_range << 1) | bw->pll_reset;
433 (1 << 3) | (bw->pll_range << 1) | (bw->pll_reset << 0);
|
| H A D | dib7000p.c | 449 dib7000p_write_word(state, 1856, (!bw->pll_reset << 13) | (bw->pll_range << 12) | (bw->pll_ratio << 6) | (bw->pll_prediv));
463 dib7000p_write_word(state, 903, (bw->pll_prediv << 5) | (((bw->pll_ratio >> 6) & 0x3) << 3) | (bw->pll_range << 1) | bw->pll_reset);
|
| H A D | dib8000.c | 701 (pll->pll_reset << 0);
725 dib8000_write_word(state, 1856, (!pll->pll_reset<<13) |
|
| /drivers/media/usb/dvb-usb/ |
| H A D | dib0700_devices.c | 228 .pll_reset = 1,
394 .pll_reset = 1,
664 .pll_reset = 1,
956 .pll_reset = 1,
1182 .pll_reset = 1,
1521 .pll_reset = 1,
1942 .pll_reset = 0,
2754 .pll_reset = 0,
3537 .pll_reset = 1,
|
| H A D | cxusb.c | 1148 .pll_reset = 1,
|
| /drivers/video/fbdev/ |
| H A D | w100fb.c | 1074 w100_pwr_state.pll_cntl.f.pll_reset = 0x0; /* not reset */
1248 w100_pwr_state.pll_cntl.f.pll_reset = 0x1;
|
| H A D | w100fb.h | 682 u32 pll_reset : 1; member in struct:pll_cntl_t
|
| /drivers/media/pci/cx23885/ |
| H A D | cx23885-dvb.c | 906 .pll_reset = 1,
|
Completed in 85 milliseconds