[go: nahoru, domu]

Searched refs:reg_index (Results 1 - 13 of 13) sorted by relevance

/drivers/gpu/drm/radeon/
H A Dclearstate_defs.h35 const unsigned int reg_index; member in struct:cs_extent_def
H A Dsumo_dpm.c477 u32 reg_index = index / 4; local
481 WREG32_P(CG_SCLK_DPM_CTRL + (reg_index * 4),
484 WREG32_P(CG_SCLK_DPM_CTRL + (reg_index * 4),
487 WREG32_P(CG_SCLK_DPM_CTRL + (reg_index * 4),
490 WREG32_P(CG_SCLK_DPM_CTRL + (reg_index * 4),
583 u32 reg_index = index / 4; local
587 WREG32_P(CG_SCLK_DPM_CTRL + (reg_index * 4),
590 WREG32_P(CG_SCLK_DPM_CTRL + (reg_index * 4),
593 WREG32_P(CG_SCLK_DPM_CTRL + (reg_index * 4),
596 WREG32_P(CG_SCLK_DPM_CTRL + (reg_index *
[all...]
H A Devergreen.c4156 data = (cs_data[i].section[j].reg_index * 4) & 0xffffffff;
H A Dsi.c5682 buffer[count++] = cpu_to_le32(ext->reg_index - 0xa000);
H A Dcik.c6997 buffer[count++] = cpu_to_le32(ext->reg_index - 0xa000);
/drivers/pinctrl/nomadik/
H A Dpinctrl-nomadik.h30 .reg_index = altc1_ri,\
35 .reg_index = altc2_ri,\
40 .reg_index = altc3_ri,\
45 .reg_index = altc4_ri,\
74 * @reg_index: PRCM GPIOCR register index used to control the function
79 u8 reg_index:2; member in struct:prcm_gpiocr_altcx
H A Dpinctrl-nomadik.c491 reg = gpiocr_regs[pin_desc->altcx[i].reg_index];
520 reg = gpiocr_regs[pin_desc->altcx[i].reg_index];
531 reg = gpiocr_regs[pin_desc->altcx[alt_index].reg_index];
607 reg = gpiocr_regs[pin_desc->altcx[i].reg_index];
/drivers/gpu/drm/mgag200/
H A Dmgag200_cursor.c54 u8 reg_index; local
178 reg_index = 0x8 + i*0x4;
180 reg_index = 0x60 + i*0x3;
181 WREG_DAC(reg_index, colour_set[i] & 0xff);
182 WREG_DAC(reg_index+1, colour_set[i]>>8 & 0xff);
183 WREG_DAC(reg_index+2, colour_set[i]>>16 & 0xff);
/drivers/media/dvb-frontends/
H A Dstv0900_core.c896 reg_index, local
908 reg_index = MODCODLSTF - mod_code / 2;
930 stv0900_write_reg(intp, reg_index,
933 stv0900_write_reg(intp, reg_index,
938 for (reg_index = 0; reg_index < 7; reg_index++)
939 stv0900_write_reg(intp, MODCODLST0 + reg_index, 0xff);
943 for (reg_index = 0; reg_index <
953 u32 reg_index; local
[all...]
/drivers/infiniband/hw/nes/
H A Dnes.h345 static inline u32 nes_read_indexed(struct nes_device *nesdev, u32 reg_index) argument
353 writel(reg_index, addr);
376 static inline void nes_write_indexed(struct nes_device *nesdev, u32 reg_index, u32 val) argument
383 writel(reg_index, addr);
/drivers/scsi/libsas/
H A Dsas_host_smp.c117 u8 reg_type, u8 reg_index, u8 reg_count,
128 written = i->dft->lldd_write_gpio(sas_ha, reg_type, reg_index,
116 sas_host_smp_write_gpio(struct sas_ha_struct *sas_ha, u8 *resp_data, u8 reg_type, u8 reg_index, u8 reg_count, u8 *req_data) argument
/drivers/scsi/isci/
H A Dhost.h515 int isci_gpio_write(struct sas_ha_struct *, u8 reg_type, u8 reg_index,
H A Dhost.c2756 static int sci_write_gpio_tx_gp(struct isci_host *ihost, u8 reg_index, u8 reg_count, u8 *write_data) argument
2761 if (reg_index == 0)
2772 write_data, reg_index,
2786 /* unless reg_index is > 1, we should always be able to write at
2792 int isci_gpio_write(struct sas_ha_struct *sas_ha, u8 reg_type, u8 reg_index, argument
2800 written = sci_write_gpio_tx_gp(ihost, reg_index, reg_count, write_data);

Completed in 2290 milliseconds