[go: nahoru, domu]
Wikipedia

LowRISC: Difference between revisions

Browse history interactively
← Previous edit
Content deleted Content added
VisualWikitext
Andy Hopper
HU90m (talk | contribs)
27 edits
m Corrected the 'company type'
 
(18 intermediate revisions by 16 users not shown)
Line 1:
{{Short description|Not-for-profit company headquartered in Cambridge, UK}}
{{lowercase title}}
{{Infobox CPU architecturecompany
| logo = LowRISC logo.svg
| name = lowRISC▼
| designer logo_caption =
| logo_alt = Red icon of circuit board traces next to the text lowRISC
| bits = 64-bit
▲| name = lowRISC C.I.C.
| introduced =
| type = [[Community Interest Company]]
| version =
| founded = {{Start date and age|2014|10|20}} in [[Cambridge]], UK
| design = [[RISC]]
| founders = Gavin Ferris, Alex Bradbury, Robert Mullins
| type =
| hq_location_city = Cambridge
| encoding =
| hq_location_country = United Kingdom
| branching =
| products = Ibex, OpenTitan
| endianness =
| website = {{URL|lowrisc.org}}
| page size =
| extensions =
| open = Yes
| registers =
| gpr =
| fpr =
}}
'''lowRISC''' [[Community_interest_company|C.I.C.]] is a [[Nonprofit_organization|not-for-profit company]] headquartered in [[Cambridge]], UK. It uses [[collaborative engineering]] to develop and maintain open source silicon designs and tools.<ref name="lowrisc_about">{{cite web |title=About lowRISC |url=https://www.lowrisc.org/about/ |website=lowrisc.org |access-date=24 March 2021}}</ref> lowRISC is active in [[RISC-V]]-related [[open source]] hardware and software development and stewards the OpenTitan project.
'''lowRISC''' is a non-profit [[Open-source hardware|open hardware]] organization that aims to develop open hardware.<ref name=":1">{{Cite web|url=http://www.eetimes.com/document.asp?doc_id=1328620|title=Free Core, Some Assembly Required {{!}} EE Times|website=EETimes|access-date=2017-03-22}}</ref> {{as of|2018}}, the '''lowRISC''' [[system on a chip]] was still in development.<ref>{{Cite web|url=http://www.lowrisc.org/docs/ethernet-v0.5/|date=2018-01-30|access-date=2018-01-30|title=Tutorial for the v0.5 lowRISC preview release}}</ref> lowRISC is intended to be a [[RISC-V]] 64-bit SoC that can run Linux, but it lacks a GPU.<ref>{{Cite web|url=https://hackaday.com/2016/11/22/mrisc-v-the-first-open-source-risc-v-microcontroller/|title=Open-V, The First Open Source RISC-V Microcontroller|last=By|website=Hackaday|access-date=2017-03-22}}</ref>
 
== Projects ==
The non-profit is being led by Robert Mullins, based in UK, and receives support from the [[University of Cambridge]]. As of September 2020, the project website lists [[Andy Hopper]], Treasurer and Vice-President of the Royal Society and former head of the University of Cambridge Department of Computer Science and Technology, as the board chair. Alex Bradbury is co-founder and CTO and has worked as the upstream maintainer for the [[LLVM]] RISC-V backend.
 
=== OpenTitan ===
OpenTitan is the first open source silicon Root of Trust (RoT) project.<ref>{{cite news |last1=Anderson |first1=Tim |title=Cambridge boffins and Google unveil open-source OpenTitan chip – because you never know who you can trust |url=https://www.theregister.com/2019/11/05/google_opentitan_soc_riscv/ |access-date=24 March 2021 |work=The Register |date=5 Nov 2019}}</ref> It is designed to be integrated into data center servers, storage devices, peripherals and other hardware.<ref>{{cite web |title=Open source silicon Root of Trust |url=https://opentitan.org |website=opentitan.org}}</ref> OpenTitan is under the stewardship of lowRISC and collaboratively developed by [[Google]], [[ETH Zurich]], [[Nuvoton]], [[Giesecke+Devrient|G+D Mobile Security]], [[Seagate Technology|Seagate]], and [[Western Digital]].<ref>{{cite web |url=https://opentitan.org/#partners |title=OpenTitan partners | website=opentitan.org |access-date=24 March 2021}}</ref> The OpenTitan source code is available on [[GitHub]], released under the [[Permissive_software_license|permissive]] [[Apache_License|Apache 2 license]].
 
=== Ibex CPU core ===
Ibex is an embedded open source 32-bit in-order [[RISC-V]] [[Central_processing_unit|CPU core]], which has been taped out multiple times.<ref>{{cite web |title=Ibex: An embedded 32 bit RISC-V CPU core |url=https://ibex-core.readthedocs.io/en/latest/index.html |access-date=24 March 2021}}</ref> Ibex is used in the OpenTitan chip.
Development on Ibex started in 2015 under the name "Zero-riscy" and "Micro-riscy" at the ETH Zurich and University of Bologna, where it was part of the PULP platform. In December 2018 lowRISC took over the development.<ref>{{cite web |title=Ibex Reference Guide: History |url=https://ibex-core.readthedocs.io/en/latest/03_reference/history.html |access-date=24 March 2021}}</ref> Luca Benini of the ETH Zurich sits on lowRISC' board.
 
=== Prototype 64-bit SoC design ===
The lowRISC prototype 64-bit SoC design is an open source Linux-capable 64-bit [[RISC-V]] [[System-on-Chip|SoC]] design. A first version preview release of the source code was made available in April 2015.<ref>{{cite web |title=lowRISC tagged memory preview release |url=https://www.lowrisc.org/blog/2015/04/lowrisc-tagged-memory-preview-release/ |website=lowrisc.org |access-date=24 March 2021 |date=April 13, 2015}}</ref> Since then features were added, such as support for tagged memory and "minion cores", small CPU cores which are dedicated to I/O tasks.<ref>{{cite web |title=Overview of the minion infrastructure |url=https://www.lowrisc.org/docs/minion-v0.4/overview/ |website=lowrisc.org |access-date=24 March 2021}}</ref> The latest version 0.6 was released in November 2018,<ref>{{cite web |title=lowRISC 0-6 milestone release |url=https://www.lowrisc.org/blog/2018/11/lowrisc-0-6-milestone-release |website=lowrisc.org |access-date=24 March 2021 |date=2018-11-12}}</ref> and is available to download and try out on an [[FPGA]].
 
=== Other projects ===
 
lowRISC initiated and led the upstreaming of the [[RISC-V]] [[LLVM]] backend, where Alex Bradbury is code owner.<ref>{{cite web |last1=Bradbury |first1=Alex |title=The RISC-V LLVM backend in Clang/LLVM 9.0 |url=https://www.lowrisc.org/blog/2019/07/risc-v-llvm-backend-in-clang-llvm-9.0/ |website=lowrisc.org |access-date=24 March 2021}}</ref>
 
== Governance ==
 
=== Board of directors ===
* [[Andy Hopper]] (Independent Chair)
* Will Drewry (Google)
* Gavin Ferris (CEO, lowRISC)
* Robert Mullins ([[University of Cambridge]])
* [[Claudia Eckert (computer scientist)|Claudia Eckert]] ([[Technical University of Munich|TU Munich]], Fraunhofer AISEC)
* Cyrus Stoller (Google)
 
Additionally, Mark Hayter of Google sits on the board as an observer.<ref name="lowrisc_about" />
 
== History ==
lowRISC was spun out of the [[University of Cambridge]] [[Department_of_Computer_Science_and_Technology,_University_of_Cambridge|Computer Lab]] in 2014 by Alex Bradbury, Robert Mullins, and Gavin Ferris<ref name="lowrisc_about" /> with the goal of creating a fully open source [[System_on_a_chip|SoC]] and low-cost development board.<ref>{{cite news |title=Free Core, Some Assembly Required |url=https://www.eetimes.com/free-core-some-assembly-required/ |access-date=24 March 2021 |work=EETimes |date=2016-01-07}}</ref><ref>{{cite web |title=LowRISC SoC - 1st RISC-V Workshop |url=https://www.youtube.com/watch?v=r1i9SAOdyS4 |website=YouTube}}</ref>
 
In 2015 lowRISC became one of the founding members of the [[RISC-V#RISC-V_Foundation_and_RISC-V_International|RISC-V Foundation (today: RISC-V International)]].<ref>{{cite web |title=Founding Members |url=https://riscv.org/membership/founding-members/ |website=riscv.org |access-date=24 March 2021}}</ref>
lowRISC emerged from the [[Department of Computer Science and Technology, University of Cambridge|University of Cambridge Computer Lab]], where its early work was supported by a private donation and a grant from [[Google]].
 
Since 2018 lowRISC has been focusing on collaborative engineering with partner organizations.
In 2019 the OpenTitan project, stewarded by lowRISC, was announced.<ref>{{cite web |last1=Bradbury |first1=Alex |title=Announcing OpenTitan, the First Transparent Silicon Root of Trust |url=https://www.lowrisc.org/blog/2019/11/announcing-opentitan-the-first-transparent-silicon-root-of-trust/ |date=2019-11-05}}</ref>
 
== References ==
Line 31 ⟶ 56:
 
== External links ==
* {{Official website}}
 
* [https://www.lowrisc.org/ Official website]
 
[[Category:Open-source hardware]]
[[Category:Non-profit organisations based in England]]
{{Comp-hardware-stub}}
Retrieved from "https://en.wikipedia.org/wiki/LowRISC"