[go: nahoru, domu]
Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Module not found when generating bitstream #14

Closed
Mightyyy opened this issue Feb 8, 2022 · 2 comments
Closed

Module not found when generating bitstream #14

Mightyyy opened this issue Feb 8, 2022 · 2 comments

Comments

@Mightyyy
Copy link
Mightyyy commented Feb 8, 2022

Hi, I am facing the following problem when generating bitstream for ZC706:
NVDLA-2022-02-08-17-10-39
It shows that [Synth 8-439] module 'CKLNQD12' not found.
Please help me solve these errors. Thanks a lot.
@LeiWang1999
Copy link
Owner
LeiWang1999 commented Feb 9, 2022 •
edited
Loading

Clock gating is used to reduce power dissipation, but our FPGA doesn't need it, and to shutdown the clock gating circuit, you should add the following global definition:

VLIB_BYPASS_POWER_CG
NV_FPGA_FIFOGEN
FIFOGEN_MASTER_CLK_GATING_DISABLED
FPGA
SYNTHESIS

and as descirbed in this post: https://zhuanlan.zhihu.com/p/378202360

@Mightyyy
Copy link
Author

This works. Thank you for your explanation.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
2 participants
@LeiWang1999 @Mightyyy