-
Notifications
You must be signed in to change notification settings - Fork 57
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Build the Tengine with RiscV+NVDLA Project #9
Comments
Hi @LeiWang1999 Looking forward to your reply. Thanks, |
@Darshcg Sorry for the late reply. The work of Tengine + NVDLA Toolchain were tested with a ZCU102 evaluation board which have an arm A53 processor and some programmable logic, so I don't have such an environment and ideas for the RiscV+NVDLA solution. But, actually Tengine supports riscv backend and I think this toolchain shouldn't be difficult to be deployed in such a platform. |
Hi @LeiWang1999, Thank you a lot for your kind reply. I have RiscV+NVDLA working with Linux and I am able to run the Caffe model successfully. But I want to port Tengine to the present SW stack. What I understood is: I had to cross-compile the Compiler and Runtime and Tengine with RiscV toolchain on my X86 Platform and copy the output executable onto the target for Inference. So, my Doubt is how to cross-compile the Compiler and Tengine with RiscV toolchain? Best Regards, |
@Darshcg Well, I connected the board with internet and I do all the compilation process on the board instead of corss-compile. |
Hi @LeiWang1999, Thank you for your reply. Is there any way to do it? I tried to install the tengine for riscv through Cross compilation referring to this(https://github.com/OAID/Tengine/blob/tengine-lite/doc/docs_zh/source_compile/compile_linux.md#%E4%BA%A4%E5%8F%89%E7%BC%96%E8%AF%91-arm3264-linux-%E7%89%88%E6%9C%AC), But I am facing the issue while building.
Can you please help me cross-compiling the Tengine for riscV? Thanks, |
Hi @LeiWang1999, I want to run Yolov3-Tiny or Yolov3 on NVDLA small Configuration. I followed this repo https://github.com/prasshantg/darknet, where he split the loadables. But I got to know from this thread(CSL-KU/firesim-nvdla#18) that those were being generated for large configuration. Do we have any approach on how to split the prototxt file and generate the split loadables? And if we generate them for small configuration, can we really run them on NVDLA small? Looking forward to your reply. Best Regards, |
Hi @LeiWang1999, Looking forward to your reply. Best Regards, |
@Darshcg Well, given my preceding research, the loadable file in that darknet-nvdla repository was generated by non-public tool and it's difficult to generate it by ourselves. But I don‘t think that is a good solution because darknet can only inference few models and it seems that the pre-generated loadable is configured with nvdla-large spec. |
@Darshcg Good news for you, have you ever heard about "zhihu" which is a chinese discussion forum. And I post my technical post about this work on it. Today sb left a message under this post shows that he successfully mapped this Tengine toolchain into a rvv system built from chipyard, so I think his solution will be suitable for you, and here is his zhihu's homepage:https://www.zhihu.com/people/mei-ben-shan maybe you can contact and collaborate with him. |
Hi @Darshcg, I want to do the same thing with you: run yolo or other net on Boom with NVDLAsmall, do you accomplish this work or what other issues remain unresolved? |
Hi @LeiWang1999,
Thank you for your wonderful work.
Can you please help me with the steps to Build the Tengine with RiscV+NVDLA Project? What are the changes to be made? Would be a great help from your side.
Best Regards,
Darshan C G
The text was updated successfully, but these errors were encountered: