-
Notifications
You must be signed in to change notification settings - Fork 160
Issues: lnis-uofu/OpenFPGA
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Author
Label
Projects
Milestones
Assignee
Sort
Issues list
ERROR (00_and2_MIN_ROUTE_CHAN_WIDTH) - Failed to execute openfpga flow - 00_and2_MIN_ROUTE_CHAN_WIDTH
#1752
by PradyumnaG
was closed Jul 22, 2024
ERROR (00_and2_MIN_ROUTE_CHAN_WIDTH) - Failed to execute openfpga flow - 00_and2_MIN_ROUTE_CHAN_WIDTH
#1721
by himanshu1308
was closed Jun 20, 2024
'CHANX == rr_graph.node_type(src_node) || CHANY == rr_graph.node_type(src_node)' failed.
#1697
by kpatinos-intel
was closed Jun 12, 2024
Generate Fabric for and2 on k6_frac_N10_adder_chain_40nm_openfpga.xml architecture
#1632
by Gurusatwik
was closed May 2, 2024
1 task
Modelsim simulation shows undefined output for FPGA output lines
#1629
by chaitalisathe
was closed Apr 18, 2024
Output preferred sides of pins for each block in an FPGA fabric w.r.t. architecture definition
#1615
by tangxifan
was closed Apr 12, 2024
Support waveform output in preconfigured fabric wrapper Verilog
#1606
by tangxifan
was closed Apr 19, 2024
Is random fabric key generation the only method for secure user's FPGA IP design?
#1563
by WazaAbdulkadir
was closed May 2, 2024
how to change flip-flop by flip-flop of skywater130 in xml files
#1523
by ducminhnguyen123
was closed Jan 26, 2024
Previous Next
ProTip!
Type g p on any issue or pull request to go back to the pull request listing page.