[go: nahoru, domu]
Skip to content

Issues: lnis-uofu/OpenFPGA

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Clear current search query, filters, and sorts
0 Open 332 Closed
0 Open 332 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

ERROR (00_and2_MIN_ROUTE_CHAN_WIDTH) - Failed to execute openfpga flow - 00_and2_MIN_ROUTE_CHAN_WIDTH
#1752 by PradyumnaG was closed Jul 22, 2024
6
Do all parameters in task.conf file work?
#1749 by chengquan was closed Jul 16, 2024
2
Does OpenFPGA support global short-wired outputs?
#1738 by yunuseryilmaz18 was closed Jul 18, 2024
4
ERROR (00_and2_MIN_ROUTE_CHAN_WIDTH) - Failed to execute openfpga flow - 00_and2_MIN_ROUTE_CHAN_WIDTH
#1721 by himanshu1308 was closed Jun 20, 2024
'CHANX == rr_graph.node_type(src_node) || CHANY == rr_graph.node_type(src_node)' failed.
#1697 by kpatinos-intel was closed Jun 12, 2024
2
CBx/CBy support input ports from grid outputs
#1644 by tangxifan was closed May 21, 2024
3
cheat code support
#1643 by ThetaX55 was closed May 2, 2024
3
Fabric that fits input RTL
#1642 by findnabeel was closed May 2, 2024
1
Enhancements on write_fabric_hierarchy
#1635 by tangxifan was closed May 3, 2024
1
2
Generate Fabric for and2 on k6_frac_N10_adder_chain_40nm_openfpga.xml architecture
#1632 by Gurusatwik was closed May 2, 2024
1 task
Modelsim simulation shows undefined output for FPGA output lines
#1629 by chaitalisathe was closed Apr 18, 2024
1
Output preferred sides of pins for each block in an FPGA fabric w.r.t. architecture definition
#1615 by tangxifan was closed Apr 12, 2024
1
Support waveform output in preconfigured fabric wrapper Verilog
#1606 by tangxifan was closed Apr 19, 2024
Question about fpga_top.v
#1586 by Lukemagik was closed May 2, 2024
1
Question about and2_output_verilog.v in full_testbench
#1585 by Lukemagik was closed May 2, 2024
2
Issue when running 3 ram
#1572 by ducminhnguyen123 was closed May 2, 2024
1
questions about clock_network
#1571 by Chris202305 was closed May 2, 2024
1
Is random fabric key generation the only method for secure user's FPGA IP design?
#1563 by WazaAbdulkadir was closed May 2, 2024
1
Global ports are connected to GPIOs
#1553 by AhmadHouraniah was closed May 2, 2024
1
error when using gpio in skywater130
#1542 by ducminhnguyen123 was closed Jan 28, 2024
Document seems not correct
#1539 by narutozxp was closed May 2, 2024
1
how to change flip-flop by flip-flop of skywater130 in xml files
#1523 by ducminhnguyen123 was closed Jan 26, 2024
How to simulate a large file?
#1520 by ducminhnguyen123 was closed May 2, 2024
1
TSMC lib?
#1510 by zliu1Charlotte was closed Jan 12, 2024
2
Question about BRAM preload data content
#1507 by chungshien was closed Mar 10, 2024
@tangxifan
4
ProTip! Type g p on any issue or pull request to go back to the pull request listing page.