/drivers/cpufreq/ |
H A D | s3c2410-cpufreq.c | 48 unsigned long hclk, fclk, pclk; local 52 fclk = cfg->freq.fclk; 55 cfg->freq.armclk = fclk; 57 s3c_freq_dbg("%s: fclk is %lu, max hclk %lu\n", 58 __func__, fclk, hclk_max); 60 hdiv = (fclk > cfg->max.hclk) ? 2 : 1; 61 hclk = fclk / hdiv; 87 .fclk = 200000000, 140 s3c2410_cpufreq_info.max.fclk [all...] |
H A D | s3c2440-cpufreq.c | 34 static struct clk *fclk; variable in typeref:struct:clk 58 unsigned long hclk, fclk, armclk; local 61 fclk = cfg->freq.fclk; 65 s3c_freq_dbg("%s: fclk is %lu, armclk %lu, max hclk %lu\n", 66 __func__, fclk, armclk, hclk_max); 68 if (armclk > fclk) { 69 printk(KERN_WARNING "%s: armclk > fclk\n", __func__); 70 armclk = fclk; 74 if (armclk < fclk 197 run_freq_for(unsigned long max_hclk, unsigned long fclk, int *divs, struct cpufreq_frequency_table *table, size_t table_size) argument [all...] |
H A D | s3c2412-cpufreq.c | 35 static struct clk *fclk; variable in typeref:struct:clk 44 unsigned long hclk, fclk, armclk, armdiv_clk; local 47 fclk = cfg->freq.fclk; 57 s3c_freq_dbg("%s: fclk=%lu, armclk=%lu, hclk_max=%lu\n", 58 __func__, fclk, armclk, hclk_max); 60 __func__, cfg->freq.fclk, cfg->freq.armclk, 63 armdiv = fclk / armclk; 71 armdiv_clk = fclk / armdiv; 140 clk_set_parent(armclk, cfg->divs.dvs ? hclk : fclk); [all...] |
H A D | s3c24xx-cpufreq.c | 65 unsigned long fclk, pclk, hclk, armclk; local 67 cfg->freq.fclk = fclk = clk_get_rate(clk_fclk); 73 cfg->pll.frequency = fclk; 77 cfg->divs.h_divisor = fclk / hclk; 78 cfg->divs.p_divisor = fclk / pclk; 85 cfg->freq.fclk = pll; 105 pfx, cfg->pll.frequency, cfg->freq.fclk, cfg->freq.armclk, 180 cpu_new.freq.fclk = cpu_new.pll.frequency; 215 s3c_cpufreq_updateclk(clk_fclk, cpu_new.freq.fclk); [all...] |
H A D | s3c24xx-cpufreq-debugfs.c | 34 f->fclk, f->hclk, f->pclk, f->armclk); 87 seq_printf(seq, " FCLK %ld Hz\n", cfg->freq.fclk);
|
/drivers/usb/host/ |
H A D | ehci-sh.c | 17 struct clk *iclk, *fclk; member in struct:ehci_sh_priv 135 priv->fclk = devm_clk_get(&pdev->dev, "usb_fck"); 136 if (IS_ERR(priv->fclk)) 137 priv->fclk = NULL; 143 clk_enable(priv->fclk); 163 clk_disable(priv->fclk); 181 clk_disable(priv->fclk);
|
H A D | ehci-atmel.c | 33 static struct clk *iclk, *fclk, *uclk; variable in typeref:struct: 45 clk_prepare_enable(fclk); 51 clk_disable_unprepare(fclk); 132 fclk = devm_clk_get(&pdev->dev, "uhpck"); 133 if (IS_ERR(fclk)) { 179 fclk = iclk = NULL;
|
H A D | ohci-at91.c | 40 static struct clk *iclk, *fclk, *uclk, *hclk; variable in typeref:struct: 62 clk_prepare_enable(fclk); 68 clk_disable_unprepare(fclk); 170 fclk = devm_clk_get(dev, "uhpck"); 171 if (IS_ERR(fclk)) { 173 retval = PTR_ERR(fclk);
|
/drivers/media/dvb-frontends/ |
H A D | mb86a20s.h | 25 * @fclk: Clock frequency. If zero, assumes the default 32 u32 fclk; member in struct:mb86a20s_config
|
H A D | s5h1420.c | 53 u32 fclk; member in struct:s5h1420_state 378 tmp = state->fclk / tmp; 485 do_div(val, (state->fclk / 1000)); 511 * divide fclk by 1000000 to get the correct value. */ 512 val = -(int) ((freqoffset * (1<<24)) / (state->fclk / 1000000)); 539 * divide fclk by 1000000 to get the correct value. */ 540 val = (((-val) * (state->fclk/1000000)) / (1<<24)); 669 /* set s5h1420 fclk PLL according to desired symbol rate */ 671 state->fclk = 80000000; 673 state->fclk [all...] |
H A D | cx24110.c | 245 u32 tmp, fclk, BDRI; local 265 fclk=90999000UL/2; 269 fclk=60666000UL; 273 fclk=80888000UL; 277 fclk=90999000UL; 279 dprintk("cx24110 debug: fclk %d Hz\n",fclk); 289 BDRI=fclk>>2; 302 dprintk("fclk = %d\n", fclk); [all...] |
H A D | mb86a20s.c | 1771 u32 fclk; local 1806 fclk = state->config->fclk; 1807 if (!fclk) 1808 fclk = 32571428; 1818 do_div(pll, 63 * fclk); 1832 dev_dbg(&state->i2c->dev, "%s: fclk=%d, IF=%d, clock reg=0x%06llx\n", 1833 __func__, fclk, state->if_freq, (long long)pll);
|
/drivers/usb/gadget/udc/ |
H A D | at91_udc.h | 129 struct clk *iclk, *fclk, *uclk; member in struct:at91_udc
|
H A D | at91_udc.c | 878 clk_prepare_enable(udc->fclk); 887 clk_disable_unprepare(udc->fclk); 1772 udc->fclk = clk_get(dev, "udpck"); 1775 if (IS_ERR(udc->iclk) || IS_ERR(udc->fclk) || 1854 if (!IS_ERR(udc->fclk)) 1855 clk_put(udc->fclk); 1900 clk_put(udc->fclk);
|
/drivers/clk/zynq/ |
H A D | clkc.c | 105 static void __init zynq_clk_register_fclk(enum zynq_clk fclk, argument 150 clks[fclk] = clk_register_gate(NULL, clk_name, 155 if (clk_prepare_enable(clks[fclk])) 157 fclk - fclk0); 174 clks[fclk] = ERR_PTR(-ENOMEM); 252 of_property_read_u32(np, "fclk-enable", &fclk_enable);
|
/drivers/spi/ |
H A D | spi-ti-qspi.c | 51 struct clk *fclk; member in struct:ti_qspi 149 clk_rate = clk_get_rate(qspi->fclk); 516 qspi->fclk = devm_clk_get(&pdev->dev, "fck"); 517 if (IS_ERR(qspi->fclk)) { 518 ret = PTR_ERR(qspi->fclk);
|
/drivers/net/hamradio/ |
H A D | baycom_epp.c | 182 unsigned int fclk; member in struct:baycom_state::__anon4003 315 sprintf(modearg, "%sclk,%smodem,fclk=%d,bps=%d,divider=%d%s,extstat", 317 bc->cfg.extmodem ? "ext" : "int", bc->cfg.fclk, bc->cfg.bps, 318 (bc->cfg.fclk + 8 * bc->cfg.bps) / (16 * bc->cfg.bps), 981 if ((cp = strstr(modestr,"fclk="))) { 982 bc->cfg.fclk = simple_strtoul(cp+5, NULL, 0); 983 if (bc->cfg.fclk < 1000000) 984 bc->cfg.fclk = 1000000; 985 if (bc->cfg.fclk > 25000000) 986 bc->cfg.fclk [all...] |
/drivers/i2c/busses/ |
H A D | i2c-omap.c | 341 struct clk *fclk; local 359 fclk = clk_get(dev->dev, "fck"); 360 fclk_rate = clk_get_rate(fclk); 361 clk_put(fclk); 382 * The filter is iclk (fclk for HS) period. 391 fclk = clk_get(dev->dev, "fck"); 392 fclk_rate = clk_get_rate(fclk) / 1000; 393 clk_put(fclk);
|
/drivers/clk/samsung/ |
H A D | clk-exynos4.c | 1230 struct samsung_fixed_rate_clock fclk; local 1246 fclk.id = CLK_FIN_PLL; 1247 fclk.name = "fin_pll"; 1248 fclk.parent_name = NULL; 1249 fclk.flags = CLK_IS_ROOT; 1250 fclk.fixed_rate = finpll_f; 1251 samsung_clk_register_fixed_rate(ctx, &fclk, 1);
|
/drivers/mmc/host/ |
H A D | omap.c | 129 struct clk * fclk; member in struct:mmc_omap_host 193 clk_enable(host->fclk); 195 clk_disable(host->fclk); 1129 int func_clk_rate = clk_get_rate(host->fclk); 1378 host->fclk = clk_get(&pdev->dev, "fck"); 1379 if (IS_ERR(host->fclk)) { 1380 ret = PTR_ERR(host->fclk); 1449 clk_put(host->fclk); 1471 clk_put(host->fclk);
|
H A D | omap_hsmmc.c | 180 struct clk *fclk; member in struct:omap_hsmmc_host 568 dsor = DIV_ROUND_UP(clk_get_rate(host->fclk), ios->clock); 614 if (clkdiv && (clk_get_rate(host->fclk)/clkdiv) > 25000000) 1591 host->clk_rate = clk_get_rate(host->fclk); 2105 host->fclk = devm_clk_get(&pdev->dev, "fck"); 2106 if (IS_ERR(host->fclk)) { 2107 ret = PTR_ERR(host->fclk); 2108 host->fclk = NULL;
|
/drivers/tty/serial/ |
H A D | sh-sci.c | 96 struct clk *fclk; member in struct:sci_port 447 clk_prepare_enable(sci_port->fclk); 463 clk_disable_unprepare(sci_port->fclk); 2233 sci_port->fclk = clk_get(&dev->dev, "sci_fck"); 2234 if (IS_ERR(sci_port->fclk)) 2235 sci_port->fclk = NULL; 2290 clk_put(port->fclk);
|