[go: nahoru, domu]

Pentium: Revision history


For any version listed below, click on its date to view it. For more help, see Help:Page history and Help:Edit summary. (cur) = difference from current version, (prev) = difference from preceding version, m = minor edit, → = section edit, ← = automatic edit summary

(newest | oldest) View (newer 100 | ) (20 | 50 | 100 | 250 | 500)

24 May 2024

19 May 2024

  • curprev 18:4018:40, 19 May 20242001:14ba:a846:f000::2000 talk 41,748 bytes +18 →‎Pentium M: CPU architecture FSB speed is listed with "MT/s" transfer speed units, the bus is in-fact a hot rodded P6 chip GPTL and it its clock rate is 400-533Mhz, this is can be expressed as 400MT/s as well, but this causes confusion with P4 and Mobile P4 and later CPUs like Core Solo / Duo and Core 2 Solo / Duo which use DDR FSB technology. This is significant because the P6 chip at the time didn't like non-parity clock rates with memory controllers undo Tag: Visual edit

16 May 2024

12 May 2024

6 April 2024

21 March 2024

19 March 2024

14 March 2024

27 February 2024

25 February 2024

23 February 2024

25 January 2024

13 January 2024

12 January 2024

6 January 2024

30 December 2023

29 December 2023

28 December 2023

26 December 2023

25 December 2023

24 December 2023

23 December 2023

29 November 2023

25 November 2023

19 November 2023

12 November 2023

26 October 2023

24 October 2023

18 October 2023

27 September 2023

15 September 2023

14 September 2023

8 September 2023

6 September 2023

23 August 2023

12 August 2023

11 August 2023

30 July 2023

21 July 2023

15 July 2023

21 June 2023

17 June 2023

(newest | oldest) View (newer 100 | ) (20 | 50 | 100 | 250 | 500)