[go: nahoru, domu]

Skip to content
View Guoxinyuan23's full-sized avatar
Block or Report

Block or report Guoxinyuan23

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Beta Lists are currently in beta. Share feedback and report bugs.
Showing results

🆓免费的 ChatGPT 镜像网站列表,持续更新。List of free ChatGPT mirror sites, continuously updated.

Python 17,344 1,213 Updated Jul 28, 2024

Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2

Verilog 2,576 1,002 Updated Mar 24, 2021

The Ultra-Low Power RISC-V Core

Verilog 1,161 325 Updated Mar 27, 2023

OpenXuantie - OpenC910 Core

Verilog 1,110 293 Updated Jun 28, 2024

"100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado

Verilog 34 8 Updated Jul 9, 2023

Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC Coding, Carry Select and Carry Look Ahead Adder, Carry Skip …

Verilog 517 100 Updated Jul 17, 2022

⚙️ 基于 Zynq-7 全可编程 SoC 的设计

HTML 25 9 Updated Dec 31, 2021

Make Zotero's citation in Word easier and clearer.

TypeScript 737 17 Updated Mar 8, 2024