🚀
-
University of Parma
Highlights
- Pro
Block or Report
Block or report abettati
Report abuse
Contact GitHub support about this user’s behavior. Learn more about reporting abuse.
Report abusePopular repositories Loading
-
labtool
labtool PublicForked from embeddedartists/labtool
Software for the LabTool logic analyzer and oscilloscope
C
-
VHDL-TestbenchGen
VHDL-TestbenchGen PublicForked from masipcat/VHDL-TestbenchGen
VHDL Testbench Generator
Python
-
-
-
pulpissimo
pulpissimo PublicForked from pulp-platform/pulpissimo
This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no cluster.
SystemVerilog
-
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.