Block or Report
Block or report antonblanchard
Contact GitHub support about this user’s behavior. Learn more about reporting abuse.
Report abuse-
microwatt Public
A tiny Open POWER ISA softcore written in VHDL 2008
-
zstd Public
Forked from cpenaranda/zstdZstandard - Fast real-time compression algorithm
C Other UpdatedJan 18, 2024 -
lz4 Public
Forked from cpenaranda/lz4Extremely Fast Compression algorithm
C Other UpdatedJan 18, 2024 -
lzo Public
Forked from cpenaranda/lzoUnofficial mirror of LZO
C GNU General Public License v2.0 UpdatedJan 18, 2024 -
smash Public
Forked from cpenaranda/smashSmash - Compression Abstraction Library
C++ MIT License UpdatedJan 18, 2024 -
-
qtrace-tools Public
Tools to read and write qtrace instruction traces
-
vlsiffra Public
Create fast and efficient standard cell based adders, multipliers and multiply-adders.
-
OpenROAD Public
Forked from The-OpenROAD-Project/OpenROADOpenROAD's unified application implementing an RTL-to-GDS Flow
-
OpenROAD-flow-scripts Public
Forked from The-OpenROAD-Project/OpenROAD-flow-scripts -
chiselwatt Public
A tiny POWER Open ISA soft processor written in Chisel
-
-
ASAP7_for_KLayout Public
Forked from laurentc2/ASAP7_for_KLayoutKLayout technology files for ASAP7 FinFET educational process
BSD 2-Clause "Simplified" License UpdatedJan 30, 2023 -
DFFRAM Public
Forked from AUCOHL/DFFRAMStandard Cell Library based Memory Compiler using DFF cells
-
openlane Public
Forked from The-OpenROAD-Project/OpenLaneOpenLANE is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen, Fault and custom methodology scripts for design exploration and optimization.
-
open_pdks Public
Forked from RTimothyEdwards/open_pdksPDK installer for open-source EDA tools and toolchains. Distributed with a setup for the Google/SkyWater 130nm process.
-
VHDL 2008/93/87 simulator
-
netgen Public
Forked from RTimothyEdwards/netgenNetgen complete LVS tool for comparing SPICE or verilog netlists
C Other UpdatedJan 9, 2023 -
yosys Public
Forked from YosysHQ/yosysYosys Open SYnthesis Suite
C++ ISC License UpdatedJan 9, 2023 -
verilator Public
Forked from verilator/verilatorVerilator open-source SystemVerilog simulator and lint system
-
-
caravel Public
Forked from efabless/caravelCaravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.
-
skywater-pdk-libs-sky130_fd_io Public
Forked from google/skywater-pdk-libs-sky130_fd_ioIO and periphery cells for SKY130 provided by SkyWater.
Apache License 2.0 UpdatedJan 7, 2023 -
-
-
-
-
caravel_mgmt_soc_litex Public
Forked from efabless/caravel_mgmt_soc_litexVerilog Apache License 2.0 UpdatedNov 24, 2022 -
skywater-pdk-libs-sky130_fd_sc_hd Public
Forked from google/skywater-pdk-libs-sky130_fd_sc_hd -