[go: nahoru, domu]

Skip to content
View boogermann's full-sized avatar
🎮
Creating Rætro
🎮
Creating Rætro

Block or report boogermann

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Beta Lists are currently in beta. Share feedback and report bugs.
39 stars written in VHDL
Clear filter

GPL v3 2D/3D graphics engine in verilog

VHDL 655 143 Updated Aug 31, 2014

Reverse engineered SystemVerilog RTL version of the Yamaha OPL3 (YMF262) FM Synthesizer

VHDL 360 42 Updated Jul 17, 2024

A hardware h264 video encoder written in VHDL. Designed to be synthesized into an FPGA. Initial testing is using Xilinx tools and FPGAs but it is not specific to Xilinx.

VHDL 270 67 Updated May 16, 2021

PlayStation for MiSTer FPGA

VHDL 215 13 Updated Dec 19, 2021

SNES for MiSTer

VHDL 196 80 Updated Apr 8, 2024

Receiving and processing 1080p HDMI audio and video on the Artix 7 FPGA

VHDL 177 60 Updated Feb 28, 2019

An open-source GBA consolizer.

VHDL 174 21 Updated Jan 19, 2024

SPI master and SPI slave for FPGA written in VHDL

VHDL 162 38 Updated Apr 24, 2021

TurboGrafx-16 CD / PC Engine CD for MiSTer

VHDL 94 57 Updated Aug 5, 2024

Spins of Grant Searle's MultiComp project on various hardware

VHDL 67 23 Updated May 31, 2023
VHDL 62 35 Updated Aug 9, 2024

Analog RGB 15Khz to VGA 31Khz in FGPA

VHDL 48 14 Updated Jan 25, 2016

Sega Master System for MiSTer

VHDL 45 43 Updated Apr 18, 2024

MSX1 cloned in FPGA

VHDL 39 24 Updated Jan 8, 2024

Implementation of an Atari ST in VHDL for Xilinx-based FPGAs

VHDL 32 3 Updated Aug 15, 2024

Development Kit

VHDL 31 11 Updated Apr 23, 2019

RGB video input for Altera DE1 board + PAL Modulator

VHDL 27 4 Updated May 15, 2023

Common elements for FPGA Design (FIFOs, RAMs, etc.)

VHDL 27 19 Updated Sep 6, 2024

A YM2413 clone module written in VHDL.

VHDL 24 3 Updated Aug 18, 2020

YM-2149 / AY-3-8910 Complex Sound Generator FPGA core.

VHDL 20 1 Updated Jan 4, 2023

Arcade: Donkey Kong for MiSTer

VHDL 20 21 Updated May 28, 2024

A FPGA core for the arcade game, Rygar (1986).

VHDL 17 6 Updated May 10, 2020

SNES for MiSTer

VHDL 15 4 Updated Oct 25, 2020

Programmable Arcade Circuit Emulation

VHDL 14 9 Updated Oct 14, 2017
VHDL 12 8 Updated May 23, 2017

Arcade: Galaxian for MiSTer

VHDL 11 18 Updated May 27, 2024

Donkey Kong Junior arcade clone for MiSTer.

VHDL 10 1 Updated Jun 6, 2020

Design of an image generator to represent a street scene. Can be used as a stand-alone design for image generator or as a test pattern generator for a lane detection circuit.

VHDL 9 4 Updated Nov 18, 2019

Colecovision FGPA port from old PACE project.

VHDL 8 7 Updated Jun 20, 2022

ColecoVision for MiSTer

VHDL 8 15 Updated May 2, 2024
Next