- Austria
Highlights
- Pro
Block or Report
Block or report cbx
Report abuse
Contact GitHub support about this user’s behavior. Learn more about reporting abuse.
Report abuseLists (2)
Sort Name ascending (A-Z)
Language: Verilog
All languages
ActionScript
Arc
Arduino
Assembly
Astro
Bikeshed
Brainfuck
C
C#
C++
CMake
CSS
Cirru
Clojure
CoffeeScript
Common Lisp
Crystal
Cuda
Dart
Dockerfile
Elixir
Elm
Emacs Lisp
Erlang
Fennel
GDScript
Go
Groff
HTML
Haml
Handlebars
Haskell
Haxe
Java
JavaScript
Jsonnet
Julia
Jupyter Notebook
Kotlin
Lean
Less
LookML
Lua
M
MATLAB
MDX
Makefile
Markdown
Mathematica
NSIS
Nim
Nix
OCaml
Objective-C
Objective-C++
PHP
PLpgSQL
Pascal
Perl
Processing
Prolog
Pug
Python
QML
R
Racket
Reason
Ruby
Rust
SCSS
SVG
SWIG
Scala
Scheme
Shell
Slim
Starlark
SuperCollider
Svelte
Swift
TeX
TypeScript
VCL
Verilog
Vim Script
Vue
Wren
Yacc
wisp
Nothing to show
Sort by: Most stars
Starred repositories
4
stars
written in Verilog
Clear filter
Z80 open-source silicon clone. Goal is to become a silicon proven, pin compatible, open-source replacement for classic Z80.
FPGA based MIT CADR lisp machine - rewritten in modern verilog - boots and runs