A RISC-V Based Execution Unit

• Made using Quartus & ModelSim
• Designed to execute the entire RISC-V instruction set
• Synthesized on the Cyclone IV FPGA and performed timing analysis using ModelSim waveforms

Created by Kaj Grant-Mathiasen, Dakota Crozier, and Colin Buchko. Final project for SFU ENSC 350.