An 8-bit multiplier is synthesized and simulated in Xilinx ISE using Verilog HDL. The multiplication is performed using Vedic Mathematics which is proved to consume less power and faster than conventional multipliers.
Collection of Adders such as Ripple Carry and Carry Look Ahead
Digital System Design Verilog Implementation
This repository focuses on designing and simulating logical circuits using Verilog HDL (Hardware Description Language) with the Icarus Verilog simulator.
design and tb for 32-bit kogge stone adder
Add a description, image, and links to the adders topic page so that developers can more easily learn about it.
To associate your repository with the adders topic, visit your repo's landing page and select "manage topics."