[go: nahoru, domu]

US7459970B2 - Method and apparatus for optimizing power dissipation in a low noise amplifier - Google Patents

Method and apparatus for optimizing power dissipation in a low noise amplifier Download PDF

Info

Publication number
US7459970B2
US7459970B2 US11/622,424 US62242407A US7459970B2 US 7459970 B2 US7459970 B2 US 7459970B2 US 62242407 A US62242407 A US 62242407A US 7459970 B2 US7459970 B2 US 7459970B2
Authority
US
United States
Prior art keywords
low noise
power supply
receiving
switch
supply current
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US11/622,424
Other versions
US20080211579A1 (en
Inventor
Neng-Tze Yang
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
CSR Technology Inc
Original Assignee
Sirf Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sirf Technology Inc filed Critical Sirf Technology Inc
Priority to US11/622,424 priority Critical patent/US7459970B2/en
Assigned to SIRF TECHNOLOGY, INC. reassignment SIRF TECHNOLOGY, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: YANG, NENG-TZE
Publication of US20080211579A1 publication Critical patent/US20080211579A1/en
Application granted granted Critical
Publication of US7459970B2 publication Critical patent/US7459970B2/en
Assigned to CSR TECHNOLOGY INC. reassignment CSR TECHNOLOGY INC. CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: SIRF TECHNOLOGY, INC.
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03G—CONTROL OF AMPLIFICATION
    • H03G1/00—Details of arrangements for controlling amplification
    • H03G1/0005—Circuits characterised by the type of controlling devices operated by a controlling current or voltage signal
    • H03G1/0088—Circuits characterised by the type of controlling devices operated by a controlling current or voltage signal using discontinuously variable devices, e.g. switch-operated
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
    • H03F1/02—Modifications of amplifiers to raise the efficiency, e.g. gliding Class A stages, use of an auxiliary oscillation
    • H03F1/0205—Modifications of amplifiers to raise the efficiency, e.g. gliding Class A stages, use of an auxiliary oscillation in transistor amplifiers
    • H03F1/0211—Modifications of amplifiers to raise the efficiency, e.g. gliding Class A stages, use of an auxiliary oscillation in transistor amplifiers with control of the supply voltage or current
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
    • H03F1/02—Modifications of amplifiers to raise the efficiency, e.g. gliding Class A stages, use of an auxiliary oscillation
    • H03F1/0205—Modifications of amplifiers to raise the efficiency, e.g. gliding Class A stages, use of an auxiliary oscillation in transistor amplifiers
    • H03F1/0277—Selecting one or more amplifiers from a plurality of amplifiers
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/189—High-frequency amplifiers, e.g. radio frequency amplifiers
    • H03F3/19—High-frequency amplifiers, e.g. radio frequency amplifiers with semiconductor devices only
    • H03F3/193—High-frequency amplifiers, e.g. radio frequency amplifiers with semiconductor devices only with field-effect devices
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/45—Differential amplifiers
    • H03F3/45071—Differential amplifiers with semiconductor devices only
    • H03F3/45076—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier
    • H03F3/45179—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier using MOSFET transistors as the active amplifying circuit
    • H03F3/45197—Pl types
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03G—CONTROL OF AMPLIFICATION
    • H03G3/00—Gain control in amplifiers or frequency changers
    • H03G3/20—Automatic control
    • H03G3/30—Automatic control in amplifiers having semiconductor devices
    • H03G3/3052—Automatic control in amplifiers having semiconductor devices in bandpass amplifiers (H.F. or I.F.) or in frequency-changers used in a (super)heterodyne receiver
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F2200/00—Indexing scheme relating to amplifiers
    • H03F2200/105—A non-specified detector of the power of a signal being used in an amplifying circuit
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F2200/00—Indexing scheme relating to amplifiers
    • H03F2200/451—Indexing scheme relating to amplifiers the amplifier being a radio frequency amplifier
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F2200/00—Indexing scheme relating to amplifiers
    • H03F2200/507—A switch being used for switching on or off a supply or supplying circuit in an IC-block amplifier circuit

Definitions

  • the present invention relates to power dissipation reduction in a low noise amplifier (LNA) of a receiver.
  • LNA low noise amplifier
  • LNAs Low noise amplifiers
  • a conventional method for reducing power dissipation re-uses the currents in the LNA's stages (i.e., staging one stage on top of another stage). Because the currents are reused, the total DC power dissipation by the amplifier is reduced. In some cases, however, such power dissipation schemes are not acceptable; designers are then forced to “over-design” the LNA, requiring a higher, fixed DC power dissipation. In the detailed description below, the terms “P1 dB” and “IP3” are used.
  • P1 dB or “1 dB compression point,” refers to a figure-of-merit used in amplifier design which indicates the power level that causes the gain to drop by 1 dB from its small signal value. A higher P1 dB indicates a higher power.
  • the prior art fails to operate correctly when strong interference is present and dissipates higher DC power than required.
  • the low noise amplifer includes (i) first, second and third differential amplifiers connected in series each having a terminal for receiving a power supply current; and (ii) first and second switches responsive to a control signal, the first and second switches configured such that, (a) when the control signal is in a first state, the first switch and the second switch enable independent currents to flow in the terminals for receiving a power supply current; and (b) otherwise, the first switch and the second switch enable the terminal for receiving a power supply current of the second differential amplifier to reuse a current provided to the terminal for receiving a power supply current of the third differential amplifier.
  • the control signal is provided by a radio frequency noise power detector, which senses an output signal of the low noise amplifier.
  • the low noise amplifier includes a mixer that filters the output signal. In another embodiment, the low noise amplifier includes a baseband filter that filters the output signal.
  • FIG. 1 shows three-stage LNA 100 , in accordance with one embodiment of the present invention.
  • FIG. 2 illustrates differential amplifier 200 suitable for use in each of stages 101 , 102 and 103 in LNA 100 of FIG. 1 .
  • the present invention provides a method and an apparatus for reducing power dissipation in a low noise amplifier (LNA) whenever interference signals are weak, using an adaptive DC power control to reduce DC power dissipation for an LNA.
  • the adaptive DC power control both re-uses currents and reduces current, and hence uses a higher DC power only when needed.
  • the present adaptive power optimization scheme reduces DC power dissipation in an LNA by more than 3.6 times (e.g., from 35 mW to 9.7 mW) relative to the prior art.
  • FIG. 1 shows three-stage LNA 100 , in accordance with one embodiment of the present invention.
  • stages 101 , 102 and 103 are connected in series, with an input signal RF IN applied as an input terminal of stage 101 .
  • Output signal RF OUT from stage 103 is applied as an input signal to mixer 104 , which is applied as an input signal to a baseband filter or amplifier 105 .
  • Stages 101 , 102 and 103 each receive power from common power supply 107 .
  • Stage 101 is powered through a current path I 1
  • stage 102 is powered through a current path I 2 (through switch 108 , when switch 108 is closed) or, alternatively, through a common current path I 3 it shares with stage 103 , when switch 109 is closed.
  • switch 109 is closed, current I 3 in stage 103 is reused in stage 102 .
  • the present invention adjusts DC the power dissipation of LNA 100 , in accordance with the desired values of input P1 dB and IP3 without degrading the noise rejection characteristics of LNA 100 .
  • the adjacent channel and alternative adjacent channel interference levels may be monitored in LNA 100 by on-chip RF power detector 106 , which detects the noise in signal RF OUT upstream from baseband filter or amplifier 105 , as shown in FIG. 1 .
  • switch 109 is closed and switch 108 is opened, so that current I 3 is reused between stages 102 and 103 .
  • switch 109 is open and switch 108 is closed, so that currents I 2 and I 3 flow in stages 102 and 103 , respectively.
  • DC power is conserved when interference is weak, and a higher DC power is used when necessary (e.g., when the interference is strong) in order to maintain the minimum SINAD required for LNA 100 to operate properly.
  • FIG. 2 illustrates differential amplifier 200 suitable for use in each of stages 101 , 102 and 103 in LNA 100 of FIG. 1 .
  • the power is further reduced by reducing I 3 and I 1 to low levels (but still high enough to permit an acceptable voltage gain). Note that the currents I 3 and I 1 affect LNA 100 's gain by reducing the transconductance (gm) or through other secondary effects.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Amplifiers (AREA)

Abstract

A method and a low noise amplifier are provided such that the low noise amplifier has a power dissipation that is adaptive to the noise interference levels. The low noise amplifer includes (i) first, second and third differential amplifiers connected in series each having a terminal for receiving a power supply current; and (ii) first and second switches responsive to a control signal, the first and second switches configured such that, (a) when the control signal is in a first state, the first switch and the second switch enable independent currents to flow in the terminals for receiving a power supply current; and (b) otherwise, the first switch and the second switch enable the terminal for receiving a power supply current of the second differential amplifier to reuse a current provided to the terminal for receiving a power supply current of the third differential amplifier. The control signal is provided by a radio frequency noise power detector, which senses an output signal of the low noise amplifier.

Description

CROSS-REFERENCE TO RELATED APPLICATIONS
The present application is related to, and claims benefit of priority of, U.S. provisional patent application, entitled “Methods and Apparatus for Optimizing Power Dissipation in a Low Noise Amplifier,” Ser. No. 60/758,247, filed on Jan. 11, 2006. The copending provisional patent application is hereby incorporated by reference in its entirety.
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to power dissipation reduction in a low noise amplifier (LNA) of a receiver.
2. Discussion of the Related Art
Low noise amplifiers (LNAs) are common components of receivers used in communication systems. For an LNAs with a fixed supply voltage, a conventional method for reducing power dissipation re-uses the currents in the LNA's stages (i.e., staging one stage on top of another stage). Because the currents are reused, the total DC power dissipation by the amplifier is reduced. In some cases, however, such power dissipation schemes are not acceptable; designers are then forced to “over-design” the LNA, requiring a higher, fixed DC power dissipation. In the detailed description below, the terms “P1 dB” and “IP3” are used. “P1 dB” or “1 dB compression point,” refers to a figure-of-merit used in amplifier design which indicates the power level that causes the gain to drop by 1 dB from its small signal value. A higher P1 dB indicates a higher power. IP3, or the third order intercept point, is a figure-of-merit for an amplifier's linearity or distortion. A higher IP3 value indicates greater linearity and less distortion.
The prior art fails to operate correctly when strong interference is present and dissipates higher DC power than required.
SUMMARY
A method and a low noise amplifier are provided such that the low noise amplifier has a power dissipation that is adaptive to the noise interference levels. The low noise amplifer includes (i) first, second and third differential amplifiers connected in series each having a terminal for receiving a power supply current; and (ii) first and second switches responsive to a control signal, the first and second switches configured such that, (a) when the control signal is in a first state, the first switch and the second switch enable independent currents to flow in the terminals for receiving a power supply current; and (b) otherwise, the first switch and the second switch enable the terminal for receiving a power supply current of the second differential amplifier to reuse a current provided to the terminal for receiving a power supply current of the third differential amplifier. The control signal is provided by a radio frequency noise power detector, which senses an output signal of the low noise amplifier.
In one embodiment, the low noise amplifier includes a mixer that filters the output signal. In another embodiment, the low noise amplifier includes a baseband filter that filters the output signal.
The present invention is better understood upon consideration of the detailed description below and the accompanying drawings.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 shows three-stage LNA 100, in accordance with one embodiment of the present invention.
FIG. 2 illustrates differential amplifier 200 suitable for use in each of stages 101, 102 and 103 in LNA 100 of FIG. 1.
 DETAILED DESCRIPTION
The present invention provides a method and an apparatus for reducing power dissipation in a low noise amplifier (LNA) whenever interference signals are weak, using an adaptive DC power control to reduce DC power dissipation for an LNA. The adaptive DC power control both re-uses currents and reduces current, and hence uses a higher DC power only when needed. In one embodiment, the present adaptive power optimization scheme reduces DC power dissipation in an LNA by more than 3.6 times (e.g., from 35 mW to 9.7 mW) relative to the prior art.
FIG. 1 shows three-stage LNA 100, in accordance with one embodiment of the present invention. As shown in FIG. 1, stages 101, 102 and 103 are connected in series, with an input signal RFIN applied as an input terminal of stage 101. Output signal RFOUT from stage 103 is applied as an input signal to mixer 104, which is applied as an input signal to a baseband filter or amplifier 105. Stages 101, 102 and 103 each receive power from common power supply 107. Stage 101 is powered through a current path I1, stage 102 is powered through a current path I2 (through switch 108, when switch 108 is closed) or, alternatively, through a common current path I3 it shares with stage 103, when switch 109 is closed. When switch 109 is closed, current I3 in stage 103 is reused in stage 102.
The present invention adjusts DC the power dissipation of LNA 100, in accordance with the desired values of input P1 dB and IP3 without degrading the noise rejection characteristics of LNA 100. The adjacent channel and alternative adjacent channel interference levels may be monitored in LNA 100 by on-chip RF power detector 106, which detects the noise in signal RFOUT upstream from baseband filter or amplifier 105, as shown in FIG. 1. When the detected noise level is below a threshold, switch 109 is closed and switch 108 is opened, so that current I3 is reused between stages 102 and 103. Otherwise, switch 109 is open and switch 108 is closed, so that currents I2 and I3 flow in stages 102 and 103, respectively. Under this arrangement, DC power is conserved when interference is weak, and a higher DC power is used when necessary (e.g., when the interference is strong) in order to maintain the minimum SINAD required for LNA 100 to operate properly.1
FIG. 2 illustrates differential amplifier 200 suitable for use in each of stages 101, 102 and 103 in LNA 100 of FIG. 1. As shown in FIG. 2, as the first-order effect for LNA 100's gain is determined by the resistor ratio RL/RS in each stage, the power is further reduced by reducing I3 and I1 to low levels (but still high enough to permit an acceptable voltage gain). Note that the currents I3 and I1 affect LNA 100's gain by reducing the transconductance (gm) or through other secondary effects.
Thus, methods and apparatus for reducing power dissipation in a low noise amplifier have been described.
The detailed description above is provided to illustrate the specific embodiments of the present invention and is not intended to be limiting. Numerous modifications and variations within the present invention are possible. The present invention is set forth in the following claims.

Claims (8)

1. A low noise amplifier, comprising:
first, second and third differential amplifiers connected in series each having a terminal for receiving a power supply current; and
first and second switches responsive to a control signal, the first and second switches configured such that, (a) when the control signal is in a first state, the first switch and the second switch enable independent currents to flow in the terminals for receiving a power supply current; and (b) otherwise, the first switch and the second switch enable the terminal for receiving a power supply current of the second differential amplifier to reuse a current provided to the terminal for receiving a power supply current of the third differential amplifier.
2. A low noise amplifier as in claim 1, wherein the control signal is provided by a radio frequency noise power detector, which senses an output signal of the low noise amplifier.
3. A low noise amplifier as in claim 2, further comprising a mixer that filters the output signal.
4. A low noise amplifier as in claim 2, further comprising a baseband filter that filters the output signal.
5. A method for providing a low noise amplifier adaptive to interference, comprising:
Connecting first, second and third differential amplifiers in series, each differential amplifier having a terminal for receiving a power supply current; and
Controlling first and second switches by a control signal, the first and second switches configured such that, (a) when the control signal is in a first state, the first switch and the second switch enable independent currents to flow in the terminals for receiving a power supply current; and (b) otherwise, the first switch and the second switch enable the terminal for receiving a power supply current of the second differential amplifier to reuse a current provided to the terminal for receiving a power supply current of the third differential amplifier.
6. A method as in claim 5, wherein the control signal is provided by a radio frequency noise power detector, which senses an output signal of the low noise amplifier.
7. A method as in claim 6, further comprising filtering the output signal in a mixer.
8. A method as in claim 6, further comprising filtering the output signal in a baseband filter.
US11/622,424 2006-01-11 2007-01-11 Method and apparatus for optimizing power dissipation in a low noise amplifier Active 2027-01-19 US7459970B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US11/622,424 US7459970B2 (en) 2006-01-11 2007-01-11 Method and apparatus for optimizing power dissipation in a low noise amplifier

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US75824706P 2006-01-11 2006-01-11
US11/622,424 US7459970B2 (en) 2006-01-11 2007-01-11 Method and apparatus for optimizing power dissipation in a low noise amplifier

Publications (2)

Publication Number Publication Date
US20080211579A1 US20080211579A1 (en) 2008-09-04
US7459970B2 true US7459970B2 (en) 2008-12-02

Family

ID=39732674

Family Applications (1)

Application Number Title Priority Date Filing Date
US11/622,424 Active 2027-01-19 US7459970B2 (en) 2006-01-11 2007-01-11 Method and apparatus for optimizing power dissipation in a low noise amplifier

Country Status (1)

Country Link
US (1) US7459970B2 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120025917A1 (en) * 2010-03-30 2012-02-02 Nujira Limited Efficient amplification stage
US20120133441A1 (en) * 2010-11-29 2012-05-31 Sumitomo Electric Industries, Ltd. Electronic circuit
US9654159B2 (en) 2013-12-20 2017-05-16 Motorola Solutions, Inc. Systems for and methods of using a mirrored wideband baseband current for automatic gain control of an RF receiver

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106817093B (en) * 2017-01-23 2020-07-07 宜确半导体（苏州）有限公司 Radio frequency power amplifier

Citations (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5012244A (en) * 1989-10-27 1991-04-30 Crystal Semiconductor Corporation Delta-sigma modulator with oscillation detect and reset circuit
US5289420A (en) * 1990-11-30 1994-02-22 Bull S.A. Method and circuit for transferring differential binary signals
US6111606A (en) * 1995-07-12 2000-08-29 Fuji Xerox Co., Ltd. Signal processor for amplifying picture signals, and sampling and holding the amplified picture signals
US6411892B1 (en) 2000-07-13 2002-06-25 Global Locate, Inc. Method and apparatus for locating mobile receivers using a wide area reference network for propagating ephemeris
US6417801B1 (en) 2000-11-17 2002-07-09 Global Locate, Inc. Method and apparatus for time-free processing of GPS signals
US6429814B1 (en) 2000-11-17 2002-08-06 Global Locate, Inc. Method and apparatus for enhancing a global positioning system with terrain model
US6453237B1 (en) 1999-04-23 2002-09-17 Global Locate, Inc. Method and apparatus for locating and providing services to mobile devices
US6542820B2 (en) 2001-06-06 2003-04-01 Global Locate, Inc. Method and apparatus for generating and distributing satellite tracking information
US6560534B2 (en) 2001-06-06 2003-05-06 Global Locate, Inc. Method and apparatus for distributing satellite tracking information
US6606346B2 (en) 2001-05-18 2003-08-12 Global Locate, Inc. Method and apparatus for computing signal correlation
US6677735B2 (en) * 2001-12-18 2004-01-13 Texas Instruments Incorporated Low drop-out voltage regulator having split power device
US7173460B2 (en) * 2005-04-12 2007-02-06 Intel Corporation Sampling phase detector for delay-locked loop

Patent Citations (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5012244A (en) * 1989-10-27 1991-04-30 Crystal Semiconductor Corporation Delta-sigma modulator with oscillation detect and reset circuit
US5289420A (en) * 1990-11-30 1994-02-22 Bull S.A. Method and circuit for transferring differential binary signals
US6111606A (en) * 1995-07-12 2000-08-29 Fuji Xerox Co., Ltd. Signal processor for amplifying picture signals, and sampling and holding the amplified picture signals
US6510387B2 (en) 1999-04-23 2003-01-21 Global Locate, Inc. Correction of a pseudo-range model from a GPS almanac
US6453237B1 (en) 1999-04-23 2002-09-17 Global Locate, Inc. Method and apparatus for locating and providing services to mobile devices
US6484097B2 (en) 1999-04-23 2002-11-19 Global Locate, Inc. Wide area inverse differential GPS
US6487499B1 (en) 1999-04-23 2002-11-26 Global Locate, Inc. Method for adjusting a pseudo-range model
US6411892B1 (en) 2000-07-13 2002-06-25 Global Locate, Inc. Method and apparatus for locating mobile receivers using a wide area reference network for propagating ephemeris
US6704651B2 (en) 2000-07-13 2004-03-09 Global Locate, Inc. Method and apparatus for locating mobile receivers using a wide area reference network for propagating ephemeris
US6417801B1 (en) 2000-11-17 2002-07-09 Global Locate, Inc. Method and apparatus for time-free processing of GPS signals
US6429814B1 (en) 2000-11-17 2002-08-06 Global Locate, Inc. Method and apparatus for enhancing a global positioning system with terrain model
US6606346B2 (en) 2001-05-18 2003-08-12 Global Locate, Inc. Method and apparatus for computing signal correlation
US6542820B2 (en) 2001-06-06 2003-04-01 Global Locate, Inc. Method and apparatus for generating and distributing satellite tracking information
US6560534B2 (en) 2001-06-06 2003-05-06 Global Locate, Inc. Method and apparatus for distributing satellite tracking information
US6677735B2 (en) * 2001-12-18 2004-01-13 Texas Instruments Incorporated Low drop-out voltage regulator having split power device
US7173460B2 (en) * 2005-04-12 2007-02-06 Intel Corporation Sampling phase detector for delay-locked loop

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120025917A1 (en) * 2010-03-30 2012-02-02 Nujira Limited Efficient amplification stage
US8294522B2 (en) * 2010-03-30 2012-10-23 Nujira Limited Efficient amplification stage
US20120133441A1 (en) * 2010-11-29 2012-05-31 Sumitomo Electric Industries, Ltd. Electronic circuit
US8421537B2 (en) * 2010-11-29 2013-04-16 Sumitomo Electric Industries, Ltd. Electronic circuit
US9654159B2 (en) 2013-12-20 2017-05-16 Motorola Solutions, Inc. Systems for and methods of using a mirrored wideband baseband current for automatic gain control of an RF receiver

Also Published As

Publication number Publication date
US20080211579A1 (en) 2008-09-04

Similar Documents

Publication Publication Date Title
US9077290B2 (en) Low-noise amplifier with impedance boosting circuit
US7649418B2 (en) Variable-gain amplifier
US7949322B2 (en) Frequency selective amplifier with wide-band impedance and noise matching
US8258869B2 (en) Low noise amplifier with current bleeding branch
US20090124227A1 (en) Automatic gain control circuit
US7795979B2 (en) Automatic gain control circuit and low noise amplifying circuit
US8149049B2 (en) Low noise receiving apparatus
US8456241B1 (en) Method and apparatus for improving amplifier linearity
CN106982040B (en) Automatic gain control based on blocker detection
US20130154728A1 (en) Adaptive Filtering of Blocker Signals in Demodulators
US7436251B2 (en) System and method for dynamic power-optimization of analog active filters
US7459970B2 (en) Method and apparatus for optimizing power dissipation in a low noise amplifier
US7355471B2 (en) Circuit for DC offset cancellation
US20120098600A1 (en) Gain control in a shared rf front-end path for different standards that use the same frequency band
KR100968807B1 (en) Variable gain amplifier and reciver including the same
JP2009005092A (en) Variable-gain low noise amplifier
US9112472B2 (en) Variable gain low-noise amplifier
US20090027128A1 (en) Variable gain amplifier
CN117914273A (en) Low noise amplifying circuit
US7443243B2 (en) High frequency amplifier having an attenuator
US8115553B1 (en) High linearity, low noise, wide bandwidth amplifier/buffer
US20030197560A1 (en) Dual gain amplification low noise amplifier
JP3896962B2 (en) Tuner circuit
KR100353450B1 (en) Apparatus and method for improving reception performance and high dynamic range in mobile communication terminal devices
US20230055295A1 (en) Low-noise amplifier (lna) with high power supply rejection ratio (psrr)

Legal Events

Date Code Title Description
AS Assignment

Owner name: SIRF TECHNOLOGY, INC., CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:YANG, NENG-TZE;REEL/FRAME:019912/0091

Effective date: 20070928

STCF Information on status: patent grant

Free format text: PATENTED CASE

AS Assignment

Owner name: CSR TECHNOLOGY INC., CALIFORNIA

Free format text: CHANGE OF NAME;ASSIGNOR:SIRF TECHNOLOGY, INC.;REEL/FRAME:027437/0324

Effective date: 20101119

FPAY Fee payment

Year of fee payment: 4

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 8

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 12